Pay in 4 interest-free payments of $3.00 Learn more
Ships within 48 hours · Estimated delivery Jul 27 - Aug 1
* GPRS multi-slot class 10/8
Radial Shrinkage: 50% Min
32K of program space
The two-input enable gate can be used to strobe the decoder to eliminate the normal decoding ‘glitches’ on the outputs
data enters the register serially at the DS input and shifts one place to the right (Q0 → Q1 → Q2
74HC165 (8-Bit Parallel-in/Serial out Shift Register) ATMega328 * GPRS multi-slot class 10/8The 74HC165 are 8 bit parallel load or serial in shift registers with complementary serial outputs (Q7 and Q7) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When PL is HIGH, data enters the register serially at the DS input and shifts one place to the right (Q0 Q1 Q2, etc.) with each positive going clock transition. This feature allows
US$ 119.99
US$ 500.00
US$ 500.00
US$ 500.00
US$ 500.00
US$ 204.97
US$ 500.00
US$ 500.00